

```
new/usr/src/uts/armv6/ml/cache.s
```

```
1
```

```
*****
5396 Sat Feb 7 18:57:44 2015
new/usr/src/uts/armv6/ml/cache.s
armv6: bit 2 (0x4) enables the dcache
This fixes a pretty simple typo. Sadly, this still isn't enough to get
bcm2835 past mutex_enter.
*****
```

```
unchanged portion omitted
```

```
173     ENTRY(armv6_dcache_enable)
174     mrc    p15, 0, r0, c1, c0, 0
175     orr    r0, #0x4
175     orr    r0, #0x2
176     mcr    p15, 0, r0, c1, c0, 0
177     SET_SIZE(armv6_dcache_enable)
unchanged portion omitted
```

```
185     ENTRY(armv6_dcache_disable)
186     mrc    p15, 0, r0, c1, c0, 0
187     bic    r0, #0x4
187     bic    r0, #0x2
188     mcr    p15, 0, r0, c1, c0, 0
189     SET_SIZE(armv6_dcache_disable)
unchanged portion omitted
```

new/usr/src/uts/armv6/ml/glocore.s

```
*****
3435 Sat Feb 7 18:57:44 2015
new/usr/src/uts/armv6/ml/glocore.s
armv6: bit 2 (0x4) enables the dcache
This fixes a pretty simple typo. Sadly, this still isn't enough to get
bcm2835 past mutex_enter.
*****
1 /*
2 * This file and its contents are supplied under the terms of the
3 * Common Development and Distribution License ("CDDL"), version 1.0.
4 * You may only use this file in accordance with the terms of version
5 * 1.0 of the CDDL.
6 *
7 * A full copy of the text of the CDDL should have accompanied this
8 * source. A copy of the CDDL is also available via the Internet at
9 * http://www.illumos.org/license/CDDL.
10 */
12 /*
13 * Copyright 2013 (c) Joyent, Inc. All rights reserved.
14 * Copyright (c) 2015 Josef 'Jeff' Sipek <jeffpc@josefsipek.net>
15 */
17 #include <sys/asm_linkage.h>
18 #include <sys/machparam.h>
19 #include <sys/cpu_asm.h>
21 #include "assym.h"
23 #if defined(__lint)
25 #endif
27 /*
28 * Each of the different machines has its own locore.s to take care of getting
29 * us into fakebop for the first time. After that, they all return here to a
30 * generic locore to take us into mlsetup and then to main forever more.
31 */
33 /*
34 * External globals
35 */
36 .globl _locore_start
37 .globl mlsetup
38 .globl sysp
39 .globl bootops
40 .globl bootopsp
41 .globl t0
43 .data
44 .comm t0stack, DEFAULTSTKSZ, 32
45 .comm t0, 4094, 32
47 #if defined(__lint)
49 /* ARGSUSED */
50 void
51 _locore_start(struct boot_syscalls *sysp, struct bootops *bop)
52 {}
54 #else /* __lint */
56 /*
57 * We got here from _kobj_init() via exitto(). We have a few different
58 * tasks that we need to take care of before we hop into mlsetup and
59 * then main. We're never going back so we shouldn't feel compelled to
```

1

new/usr/src/uts/armv6/ml/glocore.s

```
60         * preserve any registers.
61         *
62         * o Enable unaligned access
63         * o Enable our I/D-caches
64         * o Save the boot syscalls and bootops for later
65         * o Set up our stack to be the real stack of t0stack.
66         * o Save t0 as curthread
67         * o Set up a struct REGS for mlsetup
68         * /
69
70 ENTRY(_locore_start)
71
72 /*
73 * We've been running in t0stack anyway, up to this point, but
74 * _locore_start represents what is in effect a fresh start in the
75 * real kernel -- We'll never return back through here.
76 *
77 * So reclaim those few bytes
78 */
79 ldr    sp, =t0stack
80 ldr    r4, =(DEFAULTSTKSZ - REGSIZE)
81 add    sp, r4
82 bic    sp, sp, #0xff
83
84 /*
85 * Save flags and arguments for potential debugging
86 */
87 str    r0, [sp, #REGOFF_R0]
88 str    r1, [sp, #REGOFF_R1]
89 str    r2, [sp, #REGOFF_R2]
90 str    r3, [sp, #REGOFF_R3]
91 mrs   r4, CPSR
92 str    r4, [sp, #REGOFF_CPSR]
93
94 /*
95 * Save back the bootops and boot_syscalls.
96 */
97 ldr    r2, =sysp
98 str    r0, [r2]
99 ldr    r2, =bootops
100 str   r1, [r2]
101 ldr   r2, =bootopsp
102 str   r2, [r2]
103 ldr   r1, [r2]
104
105 /*
106 * Set up our curthread pointer
107 */
108 ldr    r0, =t0
109 mcr   p15, 0, r0, c13, c0, 4
110
111 /*
112 * Go ahead now and enable the L1 I/D caches.
113 * Go ahead now and enable unaligned access, the L1 I/D caches.
114 *
115 * Bit 2 is for the D cache
116 * Bit 12 is for the I cache
117 * Bit 22 is for unaligned access
118 */
119 mrc   p15, 0, r0, c1, c0, 0
120 orr   r0, #0x04          /* D-cache */
121 orr   r0, #0x1000        /* I-cache */
122 orr   r0, #0x02
123 orr   r0, #0x1000
```

2

```
123      orr      r0, #0x400000
118      mcr      p15, 0, r0, c1, c0, 0
120
121      /*
122      * mlsetup() takes the struct regs as an argument. main doesn't take
123      * any and should never return. Currently, we have an 8-byte aligned
124      * stack. We want to push a zero frame pointer to terminate any
125      * stack walking, but that would cause us to end up with only a
126      * 4-byte aligned stack. So, to keep things nice and correct, we
127      * push a zero value twice - it's similar to a typical function
128      * entry:
129      *     push { r9, lr }
129
130      mov      r9,#0
131      push     { r9 }          /* link register */
132      push     { r9 }          /* frame pointer */
133      mov      r0, sp
134      bl       mlsetup
135      bl       main
136      /* NOTREACHED */
137      ldr      r0,=__return_from_main
138      ldr      r0,[r0]
139      bl       panic
140      SET_SIZE(_lcore_start)
unchanged portion omitted
```